Your browser does not support javascript! Please enable it, otherwise web will not work for you.

ASIC DV Engineer @ Cisco

Home > Hardware

 Posted 75 days ago — confirm the vacancy is still active.

 ASIC DV Engineer

Job Description

Meet the Team:
The Common Hardware Group (CHG) delivers the silicon, optics, and We craft the networking hardware for Enterprises and Service Providers, the Public Sector, and Non-Profit Organizations across the world. Come join us and take part in shaping Ciscos ground-breaking solutions by crafting, developing and testing some of the most sophisticated ASICs being developed in the industry.

Your Impact:
  • You will contribute to developing Cisco s progressive data center by crafting industry-leading sophisticated chips, with full exposure to all aspects of our systems and applications, including silicon, hardware, software, telemetry, and security. Specific responsibilities include:
  • Architect block, cluster and top-level DV environment infrastructure.
  • Develop DV infrastructure from scratch.
  • Maintain and improve existing DV environments.
  • Develop test plans and tests for qualifying design at block, cluster and higher-level environments with mix of constraint random and advised stimulus.
  • Ensure complete verification coverage through implementation and review of code and functional coverage.
  • Ensure RTL quality with qualifying the design with Gate Level Simulations on netlist.
  • Collaborate closely with designers, architects, and software teams to address and debug issues during post-silicon bring-up, ensuring seamless integration and efficient performance.
  • Support testing of design in emulation.
  • Lead all aspects of and manage the ASIC bring-up process.

Minimum Qualification:
  • Bachelor s Degree or equivalent experience in EE, CE, or other related field .
  • 7+ years of related ASIC design verification experience.
  • Proficient in ASIC verification using UVM/System Verilog.
  • Proficient in verifying sophisticated blocks, clusters and top level for ASIC.
  • Experience building test benches from scratch, hands on experience with System Verilog constraints, structures and classes.

Preferred Qualifications:
  • Scripting experience with Perl and/or Python.
  • Experience with data path verification, performance tests
  • Experience with Veloce/Palladium/Zebu/HAPS.
  • Formal verification ( iev / vc formal) knowledge.
  • Demonstrated ability on one or more protocols (PCIe, Ethernet, RDMA, TCP).
Why Cisco
At Cisco, we re revolutionizing how data and infrastructure connect and protect organizations in the AI era and beyond. We ve been innovating
scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.

Job Classification

Industry: IT Services & Consulting
Functional Area / Department: Engineering - Hardware & Networks
Role Category: Hardware
Role: Design Verification Engineer
Employement Type: Full time

Contact Details:

Company: Cisco
Location(s): Bengaluru

+ View Contactajax loader


Keyskills:   TCP Wireless ASIC Networking Ethernet Perl System verilog PCIE cisco Python

 Fraud Alert to job seekers!

₹ Not Disclosed

Similar positions

ASIC Engineer Staff

  • Hewlett Packard
  • 10 - 15 years
  • Bengaluru
  • 2 mths ago
₹ Not Disclosed

Asic/soc Physical Design Engineer - Python/perl/tcl/shell Scripts

  • Cisco
  • 3 - 8 years
  • Pune
  • 2 mths ago
₹ Not Disclosed

ASIC Verification Engineer

  • Hewlett Packard
  • 9 - 14 years
  • Kolkata
  • 2 mths ago
₹ Not Disclosed

ASIC Design Engineer

  • Hewlett Packard
  • 9 - 14 years
  • Kolkata
  • 2 mths ago
₹ Not Disclosed

Cisco

Job Listings